



## Basic SO DDR4 SODIMM Memory Module Specifications

Netac DDR4 SODIMM Memory Modules are designed for notebooks and ultrabooks.

These modules are built with high-quality components and offer reliable performance.

They are compatible with most notebooks and ultrabooks, making them a great choice for upgrading your system.

Netac DDR4 SODIMM Memory Modules are available in various capacities and speeds, so you can choose the right one for your needs.

With their compact size and high performance, these modules are perfect for notebooks and ultrabooks.

So if you're looking for a reliable and high-performance memory module for your notebook or ultrabook, look no further than Netac DDR4 SODIMM Memory Modules.

### Revision History

Review Date	History	Draw Date	Version
10/1	Initial Release	May 2020	V1.0

## Ordering Information Table

Model	Type	Capacity	Speed	Literary	Voltage
NTH32GK4U4-16	DDR4 32GBx2	16GB	2666MHz	21-22-22-42	1.2V
NTH32GK4U4-08	DDR4 32GBx2	8GB	2666MHz	21-22-22-42	1.2V
NTH32GK4U4-16L	DDR4 32GBx2	16GB	2666MHz	16-18-19-42	1.2V
NTH32GK4U4-08L	DDR4 32GBx2	8GB	2666MHz	16-18-19-42	1.2V
NTH32GK4U4-16H	DDR4 32GBx2	16GB	2666MHz	19-19-19-42	1.2V

## Description

Netac Unbuffered Small Outline DDR4 SDRAM (UOSD) Small Outline Double Data Rate Semiconductor (SO-DIMM) that 1-Layer Memory Modules are low power, high-speed operation memory modules that use DDR4 SO-DIMM Unbuffered SDRAM with poly-mica layers. The SO-DIMM Unbuffered SDRAM is intended for use as main memory often mounted in systems such as mobile personal computers.

## Features

- Power Supply: VDD=1.2V±1.0% to 1.295V
- VDDQ = 1.2V ±1.0% to 1.295V
- VPP = 2.4V (2.35V to 2.45V)
- VDDQ/VPP/LV=1.2V
- Minimal and dynamic voltage minimization (DV) for data, address, and control signals
- Low-power data and address 1.2V/0.9V
- Data bus interface (DBI) for data bus
- On-die refresh generation and calibration
- Extended PC rapid power-up time (EPR) 1000ns
- Power down time (tPD) of 4 ms burst length (BL) at 1.2V supply voltage (see tDPD).
- Available ESD withstand voltage (ESD)
- Dynamic noise immunity (DNI)
- Temperature overstressed robustness (TDR)
- Common mode noise immunity (CMN)
- Pin DPAK (Pitchless) is supported
- 4 bit pre-read
- Fly-by memory
- Command rate resequence (CRS)
- Terminated control command and address bus
- PDW Height: 1.45" (36.8mm)
- Grid arrangement
- RoHS Compliant and Halogen-Free

## Pin Assignments:

Pin	Function	Pin	Function	Pin	Function	Pin	Function
1	VDD	2	VDD	11	VDD	10	VDD
3	D00	4	D00	10	W	10	D00L_n
5	VDD	6	VDD	11	VDD	10	VDD
7	D00	8	D00	11	Q00_L	10	Q00_L
9	VDD	10	VDD	10	Q00_H	10	Q00_H
11	D00L_C	12	D00L_n	11	VDD	10	VDD
13	D00L_J	14	VDD	11	PART	10	VDD
15	VDD	16	D00				KEY
17	D00	18	VDD				
19	VDD	20	D00	10	S41	10	S40H
21	D00	22	VDD	10	VDD	10	VDD
23	VDD	24	D00L	10	C00L_n	10	S40L
25	D00L	26	VDD	10	A0000L_n	10	A0000L_n
27	VDD	28	D00	10	VDD	10	VDD
29	D00	30	VDD	10	C00C	10	A0000L_n
31	VDD	32	D00L_C	10	C01_n	10	S41
33	D00L_n/D00L_J	34	D00L_J	10	VDD	10	VDD
35	VDD	36	VDD	10	C011	10	C01_C02_n/C0
37	D00L	38	D00L	10	VDD	10	VDD
39	VDD	40	VDD	10	C01_C02_n/H0	10	S41
41	D00L	42	D00L	10	VDD	10	VDD
43	VDD	44	VDD	10	C011	10	Q00H
45	D00H	46	D00H	10	VDD	10	VDD
47	VDD	48	VDD	10	C011	10	Q00C
49	D00T	50	D00H	10	VDD	10	VDD
51	VDD	52	VDD	10	D00H_C	10	D00L_n/D00L_J
53	D00L_S	54	D00L_n/D00L_J	10	D00H_J	10	VDD
55	D00L_J	56	VDD	10	VDD	10	Q00H
57	VDD	58	D00S	10	Q00H	10	VDD
59	D00S	60	VDD	10	VDD	10	Q00H
61	VDD	62	D00A	10	Q00H	10	VDD
63	D00A	64	VDD	10	VDD	10	VDD
65	VDD	66	D00S	10	VDD	10	VDD

87	DQ29	11	M29	101	SD9	102	SD11
88	VSS	12	DQ28	103	SD10	104	VSS
89	DQ28	13	M28	105	SD8	106	DQ28_L
90	VSS	14	DQ27_L	107	DQ8_R, DQ8_L	108	DQ27_L
91	DQ27_L, DQ27_R	15	DQ27_L	109	VSS	109	VSS
92	VSS	16	M27	110	SD6	111	DQ27_R
93	DQ26	17	DQ26	112	VSS	113	VSS
94	VSS	18	M26	114	DQ25	115	DQ26
95	DQ25	19	DQ25	116	VSS	117	VSS
96	VSS	20	M25	118	DQ24	119	DQ25
97	DQ24	21	C8, NC	120	VSS	121	VSS
98	VSS	22	M24	122	DQ23	123	DQ24
99	DQ23	23	C8, NC	124	VSS	125	VSS
100	VSS	24	M23	126	DQ22	127	DQ23
101	DQ22	25	C8, NC	128	VSS	129	VSS
102	VSS	26	M22	130	DQ21	131	DQ22
103	DQ21	27	C8, NC	132	VSS	133	VSS
104	VSS	28	M21	134	DQ20	135	DQ21
105	DQ20	29	C8, NC	136	VSS	137	DQ20_L, DQ20_R
106	DQ20_L	30	VSS	138	DQ19	139	VSS
107	DQ19	31	VSS	140	VSS	141	DQ19
108	VSS	32	C8, NC	142	DQ18	143	VSS
109	DQ18	33	M20	144	VSS	145	DQ18
110	VSS	34	C8, NC	146	DQ17	147	VSS
111	DQ17	35	M19	148	VSS	149	VSS
112	VSS	36	C8, NC	150	DQ16	151	DQ17
113	DQ16	37	M18	152	VSS	153	VSS
114	VSS	38	C8, NC	154	DQ15	155	DQ16
115	DQ15	39	M17	156	VSS	157	VSS
116	VSS	40	C8, NC	158	DQ14	159	DQ15
117	DQ14	41	M16	160	VSS	161	VSS
118	VSS	42	C8, NC	162	DQ13	163	DQ14
119	DQ13	43	M15	164	VSS	165	VSS
120	VSS	44	C8, NC	166	DQ12	167	DQ13
121	DQ12	45	M14	168	VSS	169	VSS
122	VSS	46	C8, NC	170	DQ11	171	DQ12
123	DQ11	47	M13	172	VSS	173	VSS
124	VSS	48	C8, NC	174	DQ10	175	DQ11
125	DQ10	49	M12	176	VSS	177	VSS
126	VSS	50	C8, NC	178	DQ09	179	DQ10
127	DQ09	51	M11	180	VSS	181	VSS
128	VSS	52	C8, NC	182	DQ08	183	DQ09
129	DQ08	53	M10	184	VSS	185	VSS
130	VSS	54	C8, NC	186	DQ07	187	DQ08
131	DQ07	55	M9	188	VSS	189	VSS
132	VSS	56	C8, NC	190	DQ06	191	DQ07
133	DQ06	57	M8	192	VSS	193	VSS
134	VSS	58	C8, NC	194	DQ05	195	DQ06
135	DQ05	59	M7	196	VSS	197	VSS
136	VSS	60	C8, NC	198	DQ04	199	DQ05
137	DQ04	61	M6	200	VSS	201	VSS
138	VSS	62	C8, NC	202	DQ03	203	DQ04
139	DQ03	63	M5	204	VSS	205	VSS
140	VSS	64	C8, NC	206	DQ02	207	DQ03
141	DQ02	65	M4	208	VSS	209	VSS
142	VSS	66	C8, NC	210	DQ01	211	DQ02
143	DQ01	67	M3	212	VSS	213	VSS
144	VSS	68	C8, NC	214	DQ00	215	DQ01
145	DQ00	69	M2	216	VSS	217	VSS
146	VSS	70	C8, NC	218	DQ00	219	DQ00

Note: The pin assignment table above is a comprehensive list of possible pin assignments for DQH160000Y0004. See Pinout and Block Diagram for pins specific to this model.

## Pin Description

Pin Name	Description	Pin Name	Description
A24_P20	EDP/DVI address bus	VREF_1	PC serial bus clock for EDP/TB
SSEL_D21	EDP/DVI bank select	D24	PC serial bus data bus for EDP/TB
B22, B24	EDP/DVI bank group select	R20_R22	PC slave address select for EDP/TB
RAE_n	EDP/DVI row address strobe	PIN17	EDP/DVI memory input
RAE_n^T	EDP/DVI column address strobe	VDD	EDP/DVI DC2 core power supply
VRD_n^T	EDP/DVI write enable	VDDC	EDP/DVI read/write power supply
C20_L, C21_L D20_L, D20_H	Plane Refresh bus	CS_C1	Chip C1 bus for DDI components
CPL, CPL1	EDP/DVI read-ready bus	VREF2A	EDP/DVI command address reference supply
DDR4_Q071	EDP/DVI read/write channel strobe	VDD	Power supply return ground
ACT_n	EDP/DVI activate	VREF2B	Margin EDP/TB positive power supply
D20H_D20L	EDP/DVI memory RD bus	PCARD_n	EDP/DVI HUB/PC
Q24QFT	EDP/DVI plane bus		
D20Q1-D20Q8_J	EDP/DVI data strobe (equivalent of differential pair)	RESET_n	Reset EDPM in a system bus
DATA7_D20Q8_J	EDP/DVI data strobe (equivalent of differential pair)	SYNTH_n	EDP/DVI active thermal operation measured
D20_L-D20H_n D20_L-D20H_n	EDP/DVI data transmission bus (equivalent of 72 DQ/Ms)	RTT	Termination supply for the Address, Command and Control bus
D20_L, C21_L	EDP/DVI clock (equivalent of differential pair)	CSC	PC connection
C21_L, C21_H	EDP/DVI clock (equivalent of differential pair)		

Note: RA24\_P20 is a multiplexed function with A24, C20\_L is a multiplexed function with A24, VRD\_n is a multiplexed function with A24.

## Input/Output Functional Descriptions

Name	Type	Function
C20_L, C21_L D20_L, D20_H	Input	Clock: C20_L and D20_L are differential clock are sampled on the rising of the positive edge, all receive and control input edges edge of C20_L and negative edge of D20_L.
C20H, C20L	Input	Once Enable (EN) signal activated and C20H/D20H transition between both signals and then input buffers and output drivers. Timing: C20H/D20H provides Precharge Power Down and Self-Refresh operation (all banks idle), or Active Power-Down (row buffer in any bank). C20H is non-functional for Self-Refresh mode. After VREF2A and Internal QD_Vref have become stable during the power-up test initialization sequence, they must be maintained during all operations (including Self-Refresh). C20H must be

		Monitored high-throughput read and write latencies. Read (RDR), including DR_L, DR_R, DRIT and DRH, are measured during preambles. Write latencies, including CRH, are measured during burst phases.
DR_R_CCR_n, CCR_L, CCR_R	Input	Chip Select: All commands are processed when DR_R is triggered. DR_R provides the address of Flash pages for DR_L command with multiple Banks. DR_L is considered part of the command code.
DR, CR	Input	Chip ID: Chip ID is only used for DR_R for DR and CR high enable via TSVI to update each slice of memory component. Chip ID is considered part of the command code.
DRDTR, DRIT	Input	DRDTR: Termination: DRIT (precessed DRDTR enables RTT_UNM command sequence between DR to the DDR4 SDRAM. Other enabled DRIT is only applied to each DR_L, DR_R, DRIT_L and DRIT_R DRH_L signals. This DRIT pin will be ignored if DRH_L is high turned to disable RTT_UNM.
ACT_n	Input	Activation Command Input: ACT_n enables the Activation command being decoded along with DR_L. The inputs are RAS_n, A10, CAS_n, MRS_n, and WR_n. MRS_n will be considered as Page Address bit 10, A10, and A9.
RAS_n, MRS_n, CAS_n, WR_n	Input	Command Inputs: RAS_n, MRS_n, CAS_n, and WR_n will be decoded along with DR_L to define the command being issued. Please note these four bits. For example, in conjunction with RCT_n low, these are RAS_n, A10, A9, and WR_n for auto-refresh command with ACT_n high, these are Command pins for Read, Write, and other commands defined in subsequent table below.
DM_RDMR_n	Input/Output	Input DM mask and Data bus inversion: DM_n is an input mask register for the data. Input data is masked when DM_n is asserted (0) or unmasked when the input data through a write access. DM_n is asserted at both edges of both bytes encoded with DR_L because DM_n is an input/output identifying whether to unmask the mask or unmask data. If DM_n is LOW, the data series non-inverted after previous write the DPMU bypassed and not inverted if DM_n is in PDM.
WREN_n	Input	Write Enable Inputs: WEN_n - B21 define which bank goes in Write, Read, Write, or Precharge command by being asserted (0) or deasserted (1) mode register to be accessed during a MP32 cycle. The wEN inputs (WREN_n, B20 and B21) are valid for a 16-pair (8QML8) command, only B21 is valid.
WEQnQn	Input	Write Address Inputs: B40 - B51 define to which bank we Write, Read, Write, or Precharge command is being applied. Once address into collocation when write register is to be updated during a MP32 cycle.
A0 - A10	Read	Address Inputs: Provide the row address for DRIT/RH/R commands and the column address for Read/Write commands to indicate one location out of the memory array in the respective bank. A10B0_n, A10B1_n, B40, B41_n, DRDTR, and DRIT have additional functions. See otherwise. The address inputs also control the banks using three Register Set commands.
A10 / AP	Input	Auto-precharge (AP) is sampled during Read/Write commands to determine whether Auto-precharge should be performed to the addressed bank after the Read/Write operation (Post-Subprecharge (DRH vs Auto-precharge)). AP is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by Bank addresses.

AVS1_EOC_n	Input	Reset Chip A/DADC, it is triggered during Read and Write command to determine if Read chip successfully will be performed. If HIGH, no bus cycle is O/W successfully, then command fails due to errors.
RESET_n	CLOCK Input	Normal Line simultaneous Reset. Reset is acknowledge (RESET_n is LOW), and inactive after RESET_n is a HIGH. RESET_n should be HIGH during normal operation.
DQ	Memory Output	Data Input/Output. One-channel data bus. If QPI is enabled via Mode register then QPI code is added at the end of Data Bus. Any ECC from DRAM/DRAM may indicate the internal link error during test mode. Register Setting 1001A:High:Priority register significance clause to determine which ECC is used.
DQ00..DQ25_n	Memory Output	Data Transfer output with valid data input with DATA_Bus. Edge-triggered with valid data, returned in write mode. QPI also supports different class memory and does not support longer codes.
PINSEL	Input	Command and Address Party mask: DRAM Command/Event Party check, in DRAM with R/W settings. Cross IP's available via Register in DRAM, like CS/PA/MR selection, Party with AGT, etc. PC, and HCD/AGT, events, PC, write, DRAM-BUS, DRAM-A, Address, Input ports should be maintained at the same rate of the clock and at the same time with maximum 4 address with DRAM-BUS.
RESET_n	Output	RESET_n: It has multiple functions, such as QPI, event flag or Command and Address Party mask flag, or an Output signal. If there is an error in QPI, then RESET_n goes LOW for the possible to internal and goes back HIGH. If there is an error in Command Address Party Check, then RESET_n goes LOW for command long period and its going DRAM internal necessary function to complete. Using this signal as one to synchronize to the system. This is a pre-set their signal. It requires a pulldown resistor to the system.
RESET_n	Output	PC thermal sensor indicator. Open drain to request a power reduction on the system.
MDIO_n	Input/Output	Not Used on SODIMM. SODIMMs will have no connection to this pin. See specifications of NYD9008 for signal description.
REF	Input	Bus-clock used to receive data bus and out of DRAM devices. Open drain and requires a pulldown resistor on the system.
RSTn	Input/Output	PC data. Open drain and requires a pulldown resistor on the system.
SMBus	Input	Device address for the SPC.
SPI		Reserved for Future Use. No or DRAM external connection is present.
SD		SD connector. No-on DRAM Electro-connection is present.
VDD	Supply	Power Supply: 1.2V to QDRII
VDD	Supply	Unused
VTT	Supply	Power Supply: 3.3V
VPP	Supply	DRAM Activating Power Supply: 2.5V (0.075W/mm <sup>2</sup> , 2.75W/mm <sup>2</sup> )
VREFIN	Supply	Reference voltage for DA
VDDIO	Supply	Power supply option to power the P/N logic on the SPC

## Absolute Maximum Ratings

### Absolute Maximum DC Ratings

Symbol	Description	Rating	Notes	Units
VDD	Voltage 0VDC per channel in Vcc	+0.0 ~ +1.0	V	-1.0
VDDQ	Voltage of VDDQD per channel in Vcc	+0.0 ~ +1.0	V	-1.0
VPP	Voltage on VPP per channel in Vcc	+0.0 ~ +1.0	V	-1
Vcc-VDD	Voltage between per channel DQ/DQD voltage in Vcc	+0.0 ~ +1.0	V	-1.0
TJmax	Storage Temperature	+60 to +100	°C	-1.0

### Notes:

- Current greater than Power Dissipation "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may reduce reliability.
- Storage Temperature is the case surface temperature on the interface side of the DRAM. For the measurement condition, please refer to JEDEC JESD22-A104.
- VDD and VDDQ must be within 300mV of each other at all times, and VDDQD must be no greater than 0.9 ± 100mV below VDD and VDDQ must be less than 0.9 ± 100mV. VPP/CA may be applied to VDD less than 0.9 ± 100mV.
- VPP must be available (possible) from VDD/VDDQ at all times.
- Overdrive can above 1.0V is specified in DQ/DQD Device Operation.

### DRAM Component Operating Temperature Range

Symbol	Description	Rating	Units	Notes
Tcom	Normal Operating Temperature Range	-10 to 85	°C	-1.0
	Extended Temperature Range	-55 to 100	°C	-1.0

### Notes:

- Operating Temperature Range is the case surface temperature on the corner / top edge of the DRAM. For measurement condition, please refer to the JEDEC standard JEDEC JESD22-A104.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 ~ 85°C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between -55°C and 100°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - Refrigerant solvents must be double checked, therefore reducing the Refurb interval (R2S2T) to 1.0 yrs. It is also possible to specify a component with T2 values < 100°C in Table 1 in the Extended Temperature Range. Please refer to the JEDEC JESD22-A104 for specific requirements.
  - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Normal Self-Refresh mode with Extended Temperature Range capacitor (MPC\_A1 = 0.5 and MPC\_A2 = 0.5) or choose the optional Auto Self-Refresh mode (MPC\_A1 = 1.0 and MPC\_A2 = 0.5).

## AC & DC Operating Conditions


### Recommended DC Operating Conditions

Control	Parameter	Rating		Min.	Max.	Min.	Max.
VDD	Supply Voltage	±15%	12	1.20	5	-4.50	5.50
VDDIO	Supply Voltage for Output	±15%	12	1.00	5	-4.50	5.50
VDDRAM	Supply Voltage for DRAM Activation	±2.0%	1.8	2.10	5	-3	5

### Notes:


- Under all conditions VDDIO must be less than or equal to VDD.
- At 200W input with 100% AC, performances are measured with VDD and VDDIO set together.
- DC availability is limited to 200W.

## Module Dimensions




### Notes:

- All dimensions are in inches.
- MAXIMUM operating temperature (TYP) of the board.
- Some parts are not dimensioned and need values otherwise specified.
- This dimensional diagram is for reference only.

**Notes:**

- 1 All dimensions are in millimeters. Metric to English (TBC) when used.
- 2 Tolerances +/- dimensions with three digits otherwise specified.
- 3 The dimension diagram is for reference only.

**Notes:**

- 1 All dimensions are in millimeters. Metric to English (TBC) when used.
- 2 Tolerances +/- dimensions with three digits otherwise specified.
- 3 The dimension diagram is for reference only.