



# Basic SO DDR4 SODIMM Memory Module Specifications

## Revision History

Revision No.	History	Draft Date	Version
1.0	Initial Release	May, 2022	

## Ordering Information Table

Model	Type	Capacity	Speed	Latency	Voltage
NT5SD4V288P-16	DDR4 SODIMM	16GB	3200MHz	20-20-20-52	1.2V
NT5SD4V288P-32	DDR4 SODIMM	32GB	3200MHz	20-20-20-52	1.2V
NT5SD4V288P-48	DDR4 SODIMM	48GB	3200MHz	19-19-19-43	1.2V
NT5SD4V288P-64	DDR4 SODIMM	64GB	3200MHz	19-19-19-43	1.2V
NT5SD4V288P-96	DDR4 SODIMM	96GB	3200MHz	19-19-19-43	1.2V

## Description

Netac introduced Small Outline DDR4 (SODIMM) DRAM. Introduced Small Outline Double Data Rate Synchronous DRAM Dual In-Line Memory Modules are low power, high-speed operation memory modules that use DDR4 SODIMM package. Each DRAM module case gold contact fingers. The SODIMM introduced SODIMM is intended for use as main memory when installed in systems such as mobile personal computers.

## Features

- Power Supply: VDD1 (Pin 1) to V 288
- VDD2 + 1.2V (Pin 14) to V 288
- VPP: 2.4V (Pin 28) to 2.75V
- VDDP/PH/SLPV to 1.4V
- Horizontal and dynamic output termination (DET) for data, strobe, and mask signals
- Low-power auto self refresh (LPSRR)
- Data bus inverter (DBI) for data bus
- On-chip memory generator and calibration
- On-board PC serial presence detect (SPD) EEPROM
- Four burst wrap (BW) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Scalable ECC or ECC memory (ECP)
- Output with cyclic redundancy check (CRC)
- Temperature controlled refresh (TCR)
- Command/address (CA) parity
- Parity DRAM refreshability is supported
- 4 bit pre-fetch
- Polarity marking
- Command/address latency (CAL)
- Terminated control command and address bus
- PCB: Height: 1.19" (30.16mm)
- Gold edge contacts
- RoHS Compliant and Halogen-Free

## Pin Assignments

Pin	Front Side	Pin	Back Side	Pin	Front Side	Pin	Back Side
1	VDD	2	VSS	131	A2	138	A2
3	DQ4	4	DQ4	133	A1	134	DMEM <sub>1,0</sub>
5	VSS	6	VSS	135	VDD	136	VDD
7	DQ0	8	DQ0	137	DM0 <sub>1</sub>	138	DM1 <sub>1</sub>
9	VSS	10	VSS	139	DM0 <sub>0</sub>	140	DM1 <sub>0</sub>
11	DQ00 <sub>1</sub>	12	DM0 <sub>1</sub> , DM0 <sub>0</sub>	141	VDD	142	VDD
13	DQ00 <sub>0</sub>	14	VSS	143	PARITY	144	RD
15	VSS	16	DQ0	KEY			
17	DQ0	18	VSS				
19	VSS	20	DQ2	145	BA1	146	WCOM <sup>2</sup>
21	DQ2	22	VSS	147	VDD	148	VDD
23	VSS	24	DQ13	149	DM2 <sub>1</sub>	150	BA2
25	DQ13	26	VSS	151	ADDRESS <sub>1,0</sub>	152	ADDRESS <sub>1,0</sub>
27	VSS	28	DQ0	153	VDD	154	VDD
29	DQ0	30	VSS	155	CDT0	156	ADDRESS <sub>0,1</sub>
31	VSS	32	DM01 <sub>1</sub>	157	DM1 <sub>1</sub>	158	A13
33	DM01 <sub>0</sub> , DM01 <sub>1</sub>	34	DM01 <sub>0</sub>	159	VDD	160	VDD
35	VSS	36	VSS	161	CDT1	162	CS, TRS <sub>1,0</sub> , NC
37	DQ15	38	DQ15	163	VDD	164	WCOM <sup>2</sup> CA
39	VSS	40	VSS	165	CL, CS0 <sub>1</sub> , H0	166	BA2
41	DQ15	42	DQ11	167	VSS	168	VSS
43	VSS	44	VSS	169	DQ17	170	DCIM
45	DQ17	46	DQ20	171	VSS	172	VSS
47	VSS	48	VSS	173	DQ11	174	DC00
49	DQ17	50	DQ19	175	VSS	176	VSS
51	VSS	52	VSS	177	DQ14 <sub>1</sub>	178	DM0 <sub>1</sub> , DM1 <sub>1</sub>
53	DQ14 <sub>0</sub>	54	DM0 <sub>1</sub> , DM0 <sub>0</sub>	179	DQ14 <sub>0</sub>	180	VSS
55	DQ14 <sub>1</sub>	56	VSS	181	VSS	182	DCIM
57	VSS	58	DQ22	183	DQ18	184	VSS
59	DQ18	60	VSS	185	VSS	186	DCIM
61	VSS	62	DQ18	187	DQ18	188	VSS
63	DQ18	64	VSS	189	VSS	190	DCIM
65	VSS	66	DQ18	191	DQ18	192	VSS

87	DC2F	88	VSS	89	VSS	90	DC2F
88	VSS	91	DC2G	92	DC2G	93	VSS
91	DC2H	92	VSS	93	VSS	94	DC2H_c
93	VSS	94	DC2H_e	95	DM_e, DM_e_e	96	DC2H_f
95	DM_e, DM_e_e	96	DC2H_f	97	VSS	98	VSS
97	VSS	98	VSS	99	DC2H	100	DC2F
99	DC2H	100	DC2F	101	VSS	102	VSS
101	VSS	102	VSS	103	DC2H	104	DC2H
103	DC2H	104	DC2F	105	VSS	106	VSS
106	VSS	107	VSS	108	DC2H	109	DC2H
108	DC2H	109	DC2F	110	VSS	111	VSS
111	VSS	112	VSS	113	DC2H	114	DC2H
114	DM_e, DC2H_e	115	DC2H_f	116	VSS	117	VSS
117	VSS	118	VSS	119	DC2H	120	DC2H
120	DC2H	121	DC2F	122	VSS	123	VSS
123	VSS	124	VSS	125	DC2H	126	DC2H
126	DC2H	127	DC2F	128	VSS	129	VSS
129	VSS	130	VSS	131	DC2H	132	DC2H
132	DC2H	133	DC2F	134	VSS	135	VSS
135	VSS	136	VSS	137	DC2H	138	DC2H
138	DC2H	139	DC2F	140	VSS	141	VSS
141	VSS	142	VSS	143	DC2H	144	DC2H
144	DM_e, DC2H_e	145	DC2H_f	146	VSS	147	VSS
147	VSS	148	VSS	149	DC2H	150	DC2H
150	DC2H	151	DC2F	152	VSS	153	VSS
153	VSS	154	VSS	155	DC2H	156	DC2H
156	DC2H	157	DC2F	158	VSS	159	VSS
159	VSS	160	VSS	161	DC2H	162	DC2H
162	DC2H	163	DC2F	164	VSS	165	VSS
165	VSS	166	VSS	167	DC2H	168	DC2H
168	DC2H	169	DC2F	170	VSS	171	VSS
171	VSS	172	VSS	173	DC2H	174	DC2H
174	DM_e, DC2H_e	175	DC2H_f	176	VSS	177	VSS
177	VSS	178	VSS	179	DC2H	180	DC2H
180	DC2H	181	DC2F	182	VSS	183	VSS
183	VSS	184	VSS	185	DC2H	186	DC2H
186	DC2H	187	DC2F	188	VSS	189	VSS
189	VSS	190	VSS	191	DC2H	192	DC2H
192	DC2H	193	DC2F	194	VSS	195	VSS
195	VSS	196	VSS	197	DC2H	198	DC2H
198	DC2H	199	DC2F	200	VSS	201	VSS
				201	VSS	202	VSS
				202	VSS	203	VSS

**NOTE:** The pin assignment table above is a complete wire list of all possible pin assignments for DDR4 SODIMM modules. See Frontview Block Diagram for pins specific to this module.

## Pin Descriptions

Pin Name	Description	Pin Name	Description
AD<N>	SDRAM address bus	DCI	PC serial bus clock for SPDTS
BAE<N>	SDRAM bank select	DDA	PC serial bus data line for SPDTS
BAE<N>	SDRAM bank group select	DDA<BA2>	PC slave address select for SPDTS
BAE<N>	SDRAM row address strobe	FBVSTY	SDRAM parity input
CAE<N>	SDRAM column address strobe	YB0	SDRAM V <sub>B</sub> & core power supply
WE<N>	SDRAM write enable	YB1	SDRAM activating power inputs
CS0<N>, CS1<N> CS2<N>, CS3<N>	Flash Select Lines	CE<N>	Chip E <sub>1</sub> lines for ICB components
OE0<N>, OE1<N>	SDRAM read enable lines	VREFCA	SDRAM communication reference supply
ODT0<N>, ODT1<N>	SDRAM on-die termination control lines	VBI	Power supply return (ground)
ACT<N>	SDRAM activate	VDDSDP0	Supply SPDTS positive power supply
DC0<DC0>	DRAM memory data out	PCENT<N>	SDRAM<ALERT><N>
DB0<DB0>	DRAM DQ clock line		
DD00<N>-DD08<N>	SDRAM data strobes (positive line of differential pair)	RESET<N>	for SDRAMs in a Rowan Drive
DD00<N>-DD08<N>	SDRAM data strobes (negative line of differential pair)	EVENT<N>	SPO signals a Rowan event has occurred
DAB<N>-DAB<N> DAB<N>-DAB<N>	SDRAM data strobes bus terminators (collocated w/ DDMs)	VTT	Termination supply for the Address, Command and Control bus
DE0<N>, DE1<N>	SDRAM data (positive line of differential pair)	PC	No connection
DE2<N>, DE3<N>	SDRAM data (negative line of differential pair)		

Note: BAE<N> is a multiplexed function with A18. CAE<N> is a multiplexed function with A19. WE<N> is a multiplexed function with A14.

## Input/Output Functional Descriptions

Signal	Type	Function
CR0<N>, CR1<N> CR1<N>, CR2<N>	Input	CR0<N>, CR1<N> and CR2<N> are differential clock and sampled on the crossing of the post-crossover. All address and control input signals edge of CR1<N> and receive edge of CR2<N>
OE0<N>, OE1<N>	Input	OE0 Enable: OE0 HIGH activates and OE0 LOW deactivates internal boot signals and enables input buffers and output drivers. Taking OE0 LOW provides Precharge Power Down and Self-Refresh operation (all banks stay in Active Power-Down row state in any bank). OE0 is synchronous for Self-Refresh exit. After VREFCA and internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). OE0 must be

		monitored high throughput read and write accesses. Input buffers, including DR_L, DR_u, DDT and DDE, are disabled during programming. Input buffers, including DDE, are disabled during Self Refresh.
DR_L, DR_u, DR_L_p, DR_u_p	Input	Chip Select: All commands are issued when DR_p is negated. DR_L, DR_u provides for external Flash selection in systems with multiple banks. DR_p is considered part of the command code.
CS, CE	Input	Chip ID: Chip ID is only used for DR0 for 2 and 4 bank mode via TDI to select each side of stacked component. Chip ID is considered part of the command code.
DEFS, DDF1	Input	On-Chip Termination: DDT (negated) HDP1 enables PTT_NORM terminated memory access to the DDR4 SDRAM. When enabled, DDT is only added to each DR, DR_L_p, DR_U_p and DR_pDR_n signals. The DDT pin will be ignored if HDP1 is programmed to disable PTT_NORM.
ACT_p	Input	Activation Command Input: ACT_p enables the Activation command being entered along with CE_p. The input pins RAS_p,WE_p, CAS_p,AMS and ACS_pMS will be considered as Flash Address A1E, A1B, and A1M.
RAS_p,WE_p, CAS_p,AMS, ACS_pMS	Input	Command Inputs: RAS_p,WE_p, CAS_p,WE_p and WE_p,AMS (along with CE_p) define the command being entered. These pins have multi-function. For activation with ACT_p Low, these are addresses like A1E, A1B, and A1M but for non-activation command with ACT_p High, these are Command pins for Read, Write, and other command defined in command truth table.
DM_pDR_p	Input/Output	Input Data Mask and Data Bus Inversion: DM_p is an input mask signal for write data. Input data is masked when DM_p is sampled LOW consistent with that input data being a write access. DM_p is sampled on both edges of DR0. Items stored with DR function: DR_p is an input/output enabling whether to strobe/output the true or inverted data. If DR_p is LOW, the data will be strobe/output after inversion while the DQPS SDRAM and not strobe/output if DR_p is HIGH.
B0A-B0C	Input	Bank Group Inputs: B0A - B0C define which bank group an Active, Read, Write, or Precharge command is being applied. B0C also determines which mode register is to be accessed during a MRS cycle. For x16 based SDRAMs, B0C and B0E are valid. For x8 based SDRAM components, only B0A is valid.
B0A-B0E	Input	Bank Address Inputs: B0A - B0E define to which bank an Active, Read, Write, or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0-A1E	Input	Address Inputs: Provide the row address for ACT/WE/TE commands and the column address for Read/Write commands to select row location out of the memory array in the respective bank. A10A0, A10B0_p, RAS_p,WE_p, CAS_p,AMS, and WE_p,AMS have additional functions. See other pins. The address inputs also determine the signals being strobe/output for commands.
A1B / A1M	Input	Auto-precharge: A1B is sampled during Read/Write commands to determine whether Auto-precharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Auto-precharge; LOW: no Auto-precharge). A1M is sampled during a Precharge command to determine whether the Precharge applied to one bank (A1B LOW) or all banks (A1B HIGH). If only one bank is to be precharged, the bank is selected by both addresses.

<b>ADTBC<sub>n</sub></b>	Input	Byte Strobe. ADTBC <sub>n</sub> is asserted during Read and Write commands to determine if burst wrap (continuity) will be performed. (HIGH, no burst wrap; LOW, burst wrapped). See command truth table for details.
<b>RESET<sub>n</sub></b>	CMOS Input	Active Low Asynchronous Reset. Reset is active when RESET <sub>n</sub> is LOW and inactive when RESET <sub>n</sub> is HIGH. RESET <sub>n</sub> must be HIGH during normal operation.
<b>DI</b>	Input/Output	Data Input/Output. Bi-directional data bus. If QPC is enabled via Block register, then CRC code is added at the end of Data Bus. Any DI from DQSDQ3 may indicate the internal Vref level during test via Block Register Setting MFR4. A high. Refer to specific data sheets to determine which DI is used.
<b>DQS<sub>n</sub>, DQS<sub>n</sub></b>	Input/Output	Data Strobe, output with read data, input with write data. Edge-triggered with read data, centered in write data. QPCs. SCRABs support differential clock strobe rx0 and they not support single-ended.
<b>EMPTY<sub>n</sub></b>	Input	Command and Address Parity input. Empty Supports Error Parity check in DRAMs with MR setting. Circuit is enabled via Register in MFR, from DDRAM selection. Parity with ACT <sub>n</sub> , RAS <sub>n</sub> , WE <sub>n</sub> , CAS <sub>n</sub> , WRITE, WE, WRITE, B00-B01, B04-B05. Available input parity should be maintained at the rising edge of the clock and at the same time with command & address with OE <sub>n</sub> LOW.
<b>ALERT<sub>n</sub></b>	Output	ALERT <sub>n</sub> has multiple functions, such as CRC error flag or Command and Address Parity error flag, or an Output signal. If there is an error in CRC, then ALERT <sub>n</sub> goes LOW for the permitted interval and goes back HIGH. If there is an error in Command Address Parity Check, then ALERT <sub>n</sub> goes LOW for a relatively long period and is going DRAM internal memory transaction is complete. Using this signal or not is dependent on the system. This is an open drain signal. It requires a pull-up resistor on the system.
<b>EVENT<sub>n</sub></b>	Output	PC internal event indicator. Open drain, requires a pull-up resistor on the system.
<b>EA0<sub>n</sub></b>	Input/Output	Not Used on SDRAMs. SDRAMs will have no connection to this pin. See specifications of SDRAMs for signal description.
<b>SEL<sub>n</sub></b>	Input	Bus clock used to route data into and out of IC devices. Open drain and requires a pull-up resistor on the system.
<b>SDA</b>	Input/Output	PC data. Open drain and requires a pull-up resistor on the system.
<b>SD1-Q0</b>	Input	Device address for the SPD.
<b>SPU</b>		Reserved for Future Use. No on DRAM electrical connection is present.
<b>W0</b>		No Connect. No on DRAM electrical connection is present.
<b>VDD</b>	Supply	Power Supply: 1.2V ± 0.005
<b>VDD</b>	Supply	Internal
<b>VTT</b>	Supply	Power Supply: 0.8V
<b>VPP</b>	Supply	DRAM Activating Power Supply: 2.5V (2.375V min., 2.75V max)
<b>VREFPC</b>	Supply	Reference voltage for CA
<b>VDDSPD</b>	Supply	Power supply used to power the PC bus on the SPD.

## Absolute Maximum Ratings

### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to V <sub>ref</sub>	+0.5 ~ 1.8	V	1,2
VDDQ	Voltage on VDDQ pin relative to V <sub>ref</sub>	+0.5 ~ 1.8	V	1,3
VPP	Voltage on VPP pin relative to V <sub>ref</sub>	+0.5 ~ 1.8	V	4
V <sub>IO</sub> (I/O)	Voltage on any pin except MBEPCA relative to V <sub>ref</sub>	+0.5 ~ 1.8	V	1,2,3
T <sub>stg</sub>	Storage Temperature	-65 to +100	°C	1,3

#### Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the backflip side of the DRAM. For the measurement conditions, please refer to JEDEC document JESD71C.
3. VDD and VDDQ must be within 300-mV of each other at all times, and MBEPCA must be not greater than 0.8 x VDDQ when VDD and VDDQ are less than 0.8V. MBEPCA may be equal to or less than 0.8V.
4. VPP must be equal to or greater than VDD/VDDQ at all times.
5. Chargeback area above I/O is specified in DRAM Device Operation.

### DRAM Component Operating Temperature Range

Symbol	Parameter	Rating	Units	Notes
T <sub>ops</sub>	Normal Operating Temperature Range	0 to 85	°C	1,2
	Extended Temperature Range	-65 to 85	°C	1,3

#### Notes:

1. Operating Temperature T<sub>ops</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD71C.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 ~ 85°C under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between -65°C and 85°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a. Refresh commands must be 60,000x frequency, therefore reducing the Refresh interval tREFI to 1.8 μs. It is also possible to specify a command with tX refresh (RRP) in 1.8 μs in the Extended Temperature Range. Please refer to the DRAM SDC for option availability.
  - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Market Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 05 and MR2 A7 = 05) or choose the optional Auto Self-Refresh mode (MR2 A6 = 05 and MR2 A7 = 06).



## AC & DC Operating Conditions


### Recommended DC Operating Conditions

Symbol	Parameter	Rating			Unit	NOTE
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.14	1.2	1.26	V	1.1.1
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1.1.1
VPP	Supply Voltage for DRAM Activating	2.75	3.0	3.15	V	1

#### NOTE:


- Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ (loads with VDD AC) parameters are measured with VDD and VDDQ tied together.
- DC current limit is limited to 200mA.

## Module Dimensions




#### NOTE:

- All dimensions are in millimeters, MAXIMUM or typical (TYP) where noted.
- Tolerances on all dimensions are JIS level unless otherwise specified.
- This dimensional diagram is for reference only.



**Notes:**

1. All dimensions are in millimeters (MM/0.01in) or typical (TYP) where noted
2. Tolerances on all dimensions are 0.15mm unless otherwise specified
3. The dimensional diagram is for reference only



**Notes:**

1. All dimensions are in millimeters (MM/0.01in) or typical (TYP) where noted
2. Tolerances on all dimensions are 0.15mm unless otherwise specified
3. The dimensional diagram is for reference only